Complementary logic gate is a combination of a PUN and a PDN.
查看答案
The master latch of the negative edge-triggered register is?
A. ) Negative latch
B. ) Positive latch
Tcdreg means the propagation delay in the best case.
A. ) True
B. ) False
Mark out all the correct statements about the static memory.
A. ) Not sensitive to disturbance
B. ) Capacitors have to be refreshed periodically to compensate the charge leakage
C. ) Faster and consuming less area
D. ) State can be preserved as long as the power is turned on
Mirror adder has a similar value for sum and carry delays.
A. ) True
B. ) False
微信支付 
支付宝支付